


FIG. 2










FIG. 4








5/21












12 / 21

FIG. 12







FIG. 14








FIG. 16




FIG. 17





FIG. 18



19/21 FIG. 19 112 114 -11 MPU 111 RAM -15 OUTER 113 **INTERFACE DEVICE** CONNECTING **UNIT** BUFFER CONTROLLER **UNIT** 117 DATA BUFFER




FIG. 21

